

SLVS293D - NOVEMBER 2000 - REVISED MAY 2002


- 5-A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, and 3.3-V
   Fixed-Output and Adjustable Versions
- Open Drain Power-Good (PG) Status Output (Fixed Options Only)
- Dropout Voltage Typically 250 mV at 5 A (TPS75533)
- Low 125 μA Typical Quiescent Current
- Fast Transient Response
- 3% Tolerance Over Specified Conditions for Fixed-Output Versions
- Available in 5-Pin TO-220 and TO-263
   Surface-Mount Packages
- Thermal Shutdown Protection




#### description

The TPS755xx family of 5-A low dropout (LDO) regulators contains four fixed voltage option regulators with integrated power-good ( $\overline{PG}$ ) and an adjustable voltage option regulator. These devices are capable of supplying 5 A of output current with a dropout of 250 mV (TPS75533). Therefore, the device is capable of performing a 3.3-V to 2.5-V conversion. Quiescent current is 125  $\mu$ A at full load and drops down to less than 1  $\mu$ A when the device is disabled. The TPS755xx is designed to have fast transient response for large load current changes.





#### TPS75515 LOAD TRANSIENT RESPONSE





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS293D - NOVEMBER 2000 - REVISED MAY 2002

### description (continued)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 250 mV at an output current of 5 A for the TPS75533) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 125  $\mu$ A over the full range of output current). These two key specifications yield a significant improvement in operating life for battery-powered systems.


The device is enabled when  $\overline{EN}$  is connected to a low-level voltage. This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{EN}$  (enable) shuts down the regulator, reducing the quiescent current to less than 1  $\mu A$  at  $T_J = 25$ °C. The power-good terminal ( $\overline{PG}$ ) is an active low, open drain output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS755xx is offered in 1.5-V, 1.8-V, 2.5-V, and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.22 V to 5 V). Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS755xx family is available in a 5-pin TO–220 (KC) and TO–263 (KTT) packages.

#### **AVAILABLE OPTIONS**

ТЈ	OUTPUT VOLTAGE (TYP)	TO-220 (KC)	TO-263(KTT)
	3.3 V	TPS75533KC	TPS75533KTT
-40°C to 125°C	2.5 V	TPS75525KC	TPS75525KTT
	1.8 V	TPS75518KC	TPS75518KTT
	1.5 V	TPS75515KC	TPS75515KTT
	Adjustable 1.22 V to 5 V	TPS75501KC	TPS75501KTT

NOTE: The TPS75501 is programmable using an external resistor divider (see application information). The KTT package is available taped and reeled. Add an R suffix to the device type (e.g., TPS75501KTTR) to indicate tape and reel.




<sup>†</sup> See application information section for capacitor selection details.


Figure 1. Typical Application Configuration (For Fixed Output Options)



# functional block diagram—adjustable version



# functional block diagram—fixed version




# **Terminal Functions (TPS755xx)**

TERMIN	NAL	.//	DECODINE	
NAME	NO.	1/0	DESCRIPTION	
EN	1	I	Enable input	
FB/PG	5	I	eedback input voltage for adjustable device/PG output for fixed options	
GND	3		Regulator ground	
IN	2	I	put voltage	
OUTPUT	4	0	egulated output voltage	



SLVS293D - NOVEMBER 2000 - REVISED MAY 2002

# TPS755xx PG timing diagram



NOTE A: V<sub>IT</sub> –Trip voltage is typically 9% lower than the output voltage (91%V<sub>O</sub>). V<sub>IT</sub> to V<sub>IT</sub> is the hysteresis voltage.

### detailed description

The TPS755xx family includes four fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS75501 (adjustable from 1.22 V to 5 V). The bandgap voltage is typically 1.22 V.

#### pin functions

### enable (EN)

The  $\overline{\text{EN}}$  terminal is an input which enables or shuts down the device. If  $\overline{\text{EN}}$  is a logic high, the device will be in shutdown mode. When  $\overline{\text{EN}}$  goes to logic low, the device will be enabled.

#### power-good (PG)

The  $\overline{PG}$  terminal for the fixed voltage option devices is an open drain, active low output that indicates the status of  $V_O$  (output of the LDO). When  $V_O$  reaches approximately 91% of the regulated voltage,  $\overline{PG}$  will go to a low impedance state. It will go to a high-impedance state when  $V_O$  falls below approximately 89% (i.e. over load condition) of the regulated voltage. The open drain output of the  $\overline{PG}$  terminal requires a pullup resistor.

#### feedback (FB)

FB is an input terminal used for the adjustable-output option and must be connected to the output terminal either directly, in order to generate the minimum output voltage of 1.22 V, or through an external feedback resistor divider for other output voltages. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V<sub>O</sub> to filter noise is not recommended because it may cause the regulator to oscillate.



SLVS293D - NOVEMBER 2000 - REVISED MAY 2002

# detailed description (continued)

## input voltage (IN)

The V<sub>IN</sub> terminal is an input to the regulator.

# output voltage (OUTPUT)

The VOUTPUT terminal is an output to the regulator.

# absolute maximum ratings over operating junction temperature range (unless otherwise noted)†

Input voltage range <sup>‡</sup> , V <sub>I</sub>	
Voltage range at EN	0.3 V to 6 V
Maximum PG voltage (fixed options only)	6 V
Peak output current	Internally limited
Continuous total power dissipation	. See Dissipation Rating Tables
Output voltage, VO (OUTPUT, FB)	5.5 V
Operating junction temperature range, T <sub>J</sub>	40°C to 150°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
ESD rating, HBM	2 kV
ESD rating, CDM	500 V

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	R <sub>0</sub> JC (°C/W)	R <sub>θJA</sub> (°C/W)§
TO-220	2	58.7¶
TO-263	2	38.7#

<sup>§</sup> For both packages, the R<sub>0JA</sub> values were computed using JEDEC high K board (2S2P) with 1 ounce internal copper plane and ground plane. There was no air flow across the packages

#### recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub>	2.8	5.5	V
Output voltage range, VO	1.22	5	V
Output current, IO	0	5	Α
Operating virtual junction temperature, T <sub>J</sub>	-40	125	°C

To calculate the minimum input voltage for your maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ .



<sup>‡</sup> All voltage values are with respect to network terminal ground.

 $<sup>\</sup>P_{R_{\theta JA}}$  was computed assuming a vertical, free standing TO-220 package with pins soldered to the board. There is no heatsink attached to the package.

 $<sup>^{\#}</sup>R_{\theta JA}$  was computed assuming a horizontally mounted TO-263 package with pins soldered to the board. There is no copper pad underneath the package.

SLVS293D - NOVEMBER 2000 - REVISED MAY 2002

# electrical characteristics over recommended operating junction temperature range ( $T_J = -40^{\circ}\text{C}$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{\text{EN}} = 0$ V, $C_O = 100~\mu\text{F}$ (unless otherwise noted)

PARAMET	ER	TEST (	CONDITIONS	MIN	TYP	MAX	UNIT		
		$1.22 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T <sub>J</sub> = 25°C		٧o				
	Adjustable voltage	$1.22 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V}$		0.97 V <sub>O</sub>		1.03 V <sub>O</sub>	V		
		1.22 V $\leq$ V <sub>O</sub> $\leq$ 5.5 V, (see Note 1)	T <sub>J</sub> = 0 to 125°C	0.98 V <sub>O</sub>		1.02 V <sub>O</sub>			
		T <sub>J</sub> = 25°C,	2.8 V < V <sub>I</sub> < 5.5 V		1.5		· v		
	1.5 V Output	$2.8~V \leq V_{\parallel} \leq 5.5~V$		1.455		1.545			
Output voltage (see Note 2)	4.9.1/ Output	T <sub>J</sub> = 25°C,	2.8 V < V <sub>I</sub> < 5.5 V		1.8				
	1.8 V Output	$2.8~V \leq V_{\parallel} \leq 5.5~V$		1.746		1.854			
	2.5.V.Otmt	T <sub>J</sub> = 25°C,	3.5 V < V <sub>I</sub> < 5.5 V		2.5		.,		
	2.5 V Output	$3.5~V \leq V_{\mbox{\scriptsize I}} \leq 5.5~V$		2.425		2.575	V		
	2.2.1/ 0	T <sub>J</sub> = 25°C,	4.3 V < V <sub>I</sub> < 5.5 V		3.3		V		
	3.3 V Output	$4.3~V \leq V_{I} \leq 5.5~V$		3.201		3.399	V		
Outcome to summer to CND assume at	(ann Matan O and O)	T <sub>J</sub> = 25°C			125				
Quiescent current (GND current)	(see Notes 2 and 3)					200	μΑ		
Output wells as Essential State (4)	\( \( \) \(	V <sub>O</sub> + 1 V ≤ V <sub>I</sub> ≤ 5.5 \	/, T <sub>J</sub> = 25°C		0.04 %/V				
Output voltage line regulation (\( \Delta \)	vO/vO) (see Note 3)	$V_{O} + 1 V \le V_{I} < 5.5 V_{O}$	1			0.1	.1 %/V		
Load regulation (see Note 2)					0.35		%/V		
Output noise voltage	TPS75515	BW = 300 Hz to 50 k	Hz, $T_J = 25^{\circ}C$ , $V_I = 2.8 \text{ V}$		35		μVrms		
Output current limit		VO = 0 V		5.5	10	14	Α		
Thermal shutdown junction temp	erature				150		°C		
Otal dhe seement		EN = V <sub>I</sub> ,	T <sub>J</sub> = 25°C		0.1		μΑ		
Standby current		EN = V <sub>I</sub>				10	μΑ		
FB input current	TPS75501	FB = 1.5 V		-1		1	μΑ		
Power supply ripple rejection	TPS75515	f = 100 Hz, V <sub>I</sub> = 2.8 V,	T <sub>J</sub> = 25°C, I <sub>O</sub> = 5 A		60		dB		
Minimum input voltage for valid	PG	$I_{O(PG)} = 300 \mu\text{A},$	V <sub>(PG)</sub> ≤ 0.8 V		0		V		
PG trip threshold voltage	Fixed options only	V <sub>O</sub> decreasing		89		93	%Vo		
PG hysteresis voltage	Fixed options only	Measured at VO			0.5		%Vo		
PG output low voltage	Fixed options only	V <sub>I</sub> = 2.8 V,	I <sub>O(PG)</sub> = 1 mA		0.15	0.4	V		
PG leakage current	Fixed options only	V <sub>(PG)</sub> = 5 V				1	μА		

NOTES: 1. The adjustable option operates with a 2% tolerance over  $T_J = 0$  to 125 °C.

- 2.  $I_0 = 1 \text{ mA to } 5 \text{ A}$
- 3. If  $V_0 \le 2.5 \text{ V}$  then  $V_{\text{Imin}} = 2.8 \text{ V}$ ,  $V_{\text{Imax}} = 5.5 \text{ V}$ :

Line regulation (mV) = 
$$(\%/V) \times \frac{V_O(V_{lmax} - 2.8 \text{ V})}{100} \times 1000$$

If  $V_O > 2.5 \text{ V}$  then  $V_{lmin} = V_O + 1 \text{ V}$ ,  $V_{lmax} = 5.5 \text{ V}$ :

Line regulation (mV) = 
$$(\%/V) \times \frac{V_O(V_{Imax} - (V_O + 1 V))}{100} \times 1000$$



SLVS293D - NOVEMBER 2000 - REVISED MAY 2002

# electrical characteristics over recommended operating junction temperature range (T $_J$ = $-40^{\circ}C$ to 125°C), V $_I$ = V $_{O(typ)}$ + 1 V, I $_O$ = 1 mA, $\overline{EN}$ = 0 V, C $_O$ = 100 $\mu F$ (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
In most assume at (					-1		1	μΑ
Input current (	EN)	EN = 0 V	-1	0	1	μΑ		
High level EN	input voltage				2			V
Low level EN i	input voltage						0.7	V
	Dramaut valtaria (2.2.) (autout) (and Nata 4)	$I_0 = 5 A$ ,	V <sub>I</sub> = 3.2 V,	T <sub>J</sub> = 25°C		250		\/
Vo	Dropout voltage, (3.3 V output) (see Note 4)	I <sub>O</sub> = 5 A,	V <sub>I</sub> = 3.2 V	_			500	mV
Discharge transistor current		$V_0 = 1.5 V$	T <sub>J</sub> = 25°C	_	10	25		mA
UVLO		$T_J = 25^{\circ}C$ ,	V <sub>I</sub> rising		2.2		2.75	V
VI	UVLO hysteresis	T <sub>J</sub> = 25°C,	V <sub>I</sub> falling			100		mV


NOTE 4: IN voltage equals V<sub>O</sub>(typ) – 100 mV; TPS75515, TPS75518, and TPS75525 dropout voltage limited by input voltage range limitations (i.e., TPS75533 input voltage is set to 3.2 V for the purpose of this test).

#### TYPICAL CHARACTERISTICS

## **Table of Graphs**


			FIGURE
.,		vs Output current	2, 3
VO	Output voltage	vs Junction temperature	4, 5
	Ground current	vs Junction temperature	6
	Power supply ripple rejection	vs Frequency	7
	Output spectral noise density	vs Frequency	8
z <sub>o</sub>	Output impedance	vs Frequency	9
.,	Description	vs Input voltage	10
$V_{DO}$	Dropout voltage	vs Junction temperature	11
٧ <sub>I</sub>	Minimum required input voltage	vs Output voltage	12
	Line transient response		13, 15
	Load transient response		14, 16
۷o	Output voltage and enable voltage	vs Time (start-up)	17
	Equivalent series resistance	vs Output current	19, 20


#### TYPICAL CHARACTERISTICS







#### TYPICAL CHARACTERISTICS













**TPS75533** 


#### TYPICAL CHARACTERISTICS












#### TYPICAL CHARACTERISTICS



TPS75533
LINE TRANSIENT RESPONSE

NO = 3.3 V

IO = 5 A

Co = 100 μF

0 50 100 150 200 250 300 350 400 450 500

t - Time - μs

Figure 14

Figure 15

TPS75533
OUTPUT VOLTAGE AND ENABLE VOLTAGE




Figure 16




Figure 17

TEXAS INSTRUMENTS

SLVS293D - NOVEMBER 2000 - REVISED MAY 2002

#### TYPICAL CHARACTERISTICS





Figure 18. Test Circuit for Typical Regions of Stability (Figures 19 and 20) (Fixed Output Options)



<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.



#### THERMAL INFORMATION

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature (T<sub>J</sub>max) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature (T<sub>J</sub>) does not exceed the maximum junction temperature (T<sub>J</sub>max). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level.

In general, the maximum expected power (P<sub>D(max)</sub>) consumed by a linear regulator is computed as:

$$P_{D}^{max} = \left(V_{I(avg)} - V_{O(avg)}\right) \times I_{O(avg)} + V_{I(avg)} \times I_{(Q)}$$
(1)

Where:

V<sub>I(avg)</sub> is the average input voltage.

V<sub>O(avg)</sub> is the average output voltage.

IO(avg) is the average output current.

 $I_{(Q)}$  is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term  $V_{I(avg)} \times I_{(Q)}$  can be neglected. The operating junction temperature is computed by adding the ambient temperature ( $T_A$ ) and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case ( $R_{\theta JC}$ ), the case to heatsink ( $R_{\theta CS}$ ), and the heatsink to ambient ( $R_{\theta SA}$ ). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 21 illustrates these thermal resistances for (a) a TO–220 package attached to a heatsink, and (b) a TO–263 package mounted on a JEDEC High-K board.




Figure 21. Thermal Resistances



SLVS293D - NOVEMBER 2000 - REVISED MAY 2002

#### THERMAL INFORMATION

Equation 2 summarizes the computation:

$$T_{J} = T_{A} + P_{D} \max x \left( R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \right)$$
 (2)

The  $R_{\theta JC}$  is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's datasheet. The  $R_{\theta SA}$  is a function of the type and size of heatsink. For example, *black body radiator* type heatsinks, like the one attached to the TO–220 package in Figure 21(a), can have  $R_{\theta CS}$  values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The  $R_{\theta CS}$  is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a TO–220 package,  $R_{\theta CS}$  of 1°C/W is reasonable.

Even if no external *black body radiator* type heatsink is attached to the package, the board on which the regulator is mounted will provide some heatsinking through the pin solder connections. Some packages, like the TO–263 and TI's TSSOP PowerPAD<sup>TM</sup> packages, use a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, and different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ( $R_{\theta JA}$ ). This  $R_{\theta JA}$  is valid only for the specific operating environment used in the computer model.

Equation 2 simplifies into equation 3:

$$T_{J} = T_{A} + P_{D} \max x R_{\theta, JA}$$
 (3)

Rearranging equation 3 gives equation 4:

$$R_{\theta JA} = \frac{T_J - T_A}{P_D max} \tag{4}$$

Using equation 3 and the computer model generated curves shown in Figures 22 and 25, a designer can quickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.

PowerPAD is a trademark of Texas Instruments.



#### THERMAL INFORMATION

#### TO-220 power dissipation

The TO–220 package provides an effective means of managing power dissipation in through-hole applications. The TO–220 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. A heatsink can be used with the TO–220 package to effectively lower the junction-to-ambient thermal resistance.

To illustrate, the TPS75525 in a TO–220 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_D max = (3.3 - 2.5) V x 3 A = 2.4 W$$
 (5)

Substituting T<sub>J</sub>max for T<sub>J</sub> into equation 4 gives equation 6:

$$R_{A IA} max = (125 - 55)^{\circ} C/2.4 W = 29^{\circ} C/W$$
 (6)


From Figure 22,  $R_{\theta JA}$  vs Heatsink Thermal Resistance, a heatsink with  $R_{\theta SA} = 22^{\circ}\text{C/W}$  is required to dissipate 2.4 W. The model operating environment used in the computer model to construct Figure 22 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. Since the package pins were soldered to the board, 450 mm<sup>2</sup> of the board was modeled as a heatsink. Figure 23 shows the side view of the operating environment used in the computer model.

# THERMAL RESISTANCE **HEATSINK THERMAL RESISTANCE** 65 **Natural Convection** 55 $R_{ heta JA}$ – Thermal Resistance – $^\circ$ C/W Air Flow = 150 LFM 45 Air Flow = 250 LFM Air Flow = 500 LFM 35 25 15 No Heatsink 25 20 15 10 0 R<sub>0</sub>SA - Heatsink Thermal Resistance - °C/W

Figure 22


### THERMAL INFORMATION

# TO-220 power dissipation (continued)



From the data in Figure 22 and rearranging equation 4, the maximum power dissipation for a different heatsink  $R_{\theta SA}$  and a specific ambient temperature can be computed (see Figure 24).

#### **POWER DISSIPATION**





#### THERMAL INFORMATION

#### TO-263 power dissipation

The TO–263 package provides an effective means of managing power dissipation in surface mount applications. The TO–263 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the TO–263 package enhances the thermal performance of the package.

To illustrate, the TPS75525 in a TO–263 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 3 A, the ambient temperature 55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

$$P_D max = (3.3 - 2.5) V x 3 A = 2.4 W$$
 (7)

Substituting T<sub>J</sub>max for T<sub>J</sub> into equation 4 gives equation 8:

$$R_{A IA} max = (125 - 55)^{\circ} C/2.4 W = 29^{\circ} C/W$$
 (8)

From Figure 25,  $R_{\theta JA}$  vs Copper Heatsink Area, the ground plane needs to be 2 cm<sup>2</sup> for the part to dissipate 2.4 W. The model operating environment used in the computer model to construct Figure 25 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. The package is soldered to a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. Figure 26 shows the side view of the operating environment used in the computer model.

# THERMAL RESISTANCE VS **COPPER HEATSINK AREA** 40 🖒 No Air Flow $R_{\Theta JA}$ – Thermal Resistance – $^{\circ}$ C/W 35 150 LFM 30 250 LFM 25 20 15 0.01 0.1 10 100 Copper Heatsink Area - cm<sup>2</sup>

Figure 25

#### THERMAL INFORMATION

# TO-263 power dissipation (continued)





Figure 26

From the data in Figure 25 and rearranging equation 4, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed (see Figure 27).

# MAXIMUM POWER DISSIPATION



TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### **APPLICATION INFORMATION**

### programming the TPS75501 adjustable LDO regulator

The output voltage of the TPS75501 adjustable regulator is programmed using an external resistor divider as shown in Figure 28. The output voltage is calculated using:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{9}$$

Where:

 $V_{ref} = 1.224 \text{ V}$  typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 40- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at 40  $\mu$ A and then calculate R1 using:




Figure 28. TPS75501 Adjustable LDO Regulator Programming

#### regulator protection

The TPS755xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS755xx also features internal current limiting and thermal protection. During normal operation, the TPS755xx limits output current to approximately 10 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

### **APPLICATION INFORMATION**


### input capacitor

For a typical application, a ceramic input bypass capacitor ( $0.22~\mu\text{F}-1~\mu\text{F}$ ) is recommended to ensure device stability. This capacitor should be as close as possible to the input pin. Due to the impedance of the input supply, large transient currents will cause the input voltage to droop. If this droop causes the input voltage to drop below the UVLO threshold, the device will turn off. Therefore, it is recommended that a larger capacitor be placed in parallel with the ceramic bypass capacitor at the regulator's input. The size of this capacitor depends on the output current, response time of the main power supply, and the main power supply's distance to the regulator. At a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimum UVLO threshold voltage during normal operating conditions.

#### output capacitor

As with most LDO regulators, the TPS755xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 47  $\mu$ F with an ESR (equivalent series resistance) of at least 200 m $\Omega$ . As shown in Figure 29, most capacitor and ESR combinations with a product of 47e–6 x 0.2 = 9.4e–6 or larger will be stable, provided the capacitor value is at least 47  $\mu$ F. Solid tantalum electrolytic and aluminum electrolytic capacitors are all suitable, provided they meet the requirements described in this section. Larger capacitors provide a wider range of stability and better load transient response.

This information along with the ESR graphs, Figures 19, 20, and 29, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet these guidelines.






#### **MECHANICAL DATA**

## KC (R-PSFM-T5)

#### PLASTIC FLANGE-MOUNT



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Lead dimensions are not controlled within this area.
- D. All lead dimensions apply before solder dip.
- E. The center lead is in electrical contact with the mounting tab.

SLVS293D - NOVEMBER 2000 - REVISED MAY 2002

#### **MECHANICAL DATA**

## KTT (R-PSFM-G5)

#### **PLASTIC FLANGE-MOUNT**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Dimensions do not include mold protrusions, not to exceed 0.006 (0,15).



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.